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Abstract. This paper reports on a student project performed at the University of Southampton
jointly by 4th year MEng students within the course “Advanced Radio Communications”. The aim
was to design a software modem capable of transmitting 16kb/s of data, whereby random number
generation, advanced modulation, pulse shaping, synchronisation, and error counting techniques had
to be applied. The ultimate aim was the implementation on a Texas Instruments TMS320-C6201
EVM board, which dictated some of the specifications of the design.
1. INTRODUCTION
Communications theory is an essential part of the 3 and 4 year courses in electronic engineering
related studies at the University of Southampton. Besides a strong emphasis of the fundamentals,
the students are encouraged to also gain experience on a systems level. For this purpose, a course
“Advanced Radio Communications” for 4th year MEng student in the academic year 1999/00 was
concerned with the design and implementation of a software =4-DQPSK modem. In this paper, we
aim to give an overview of the aspects considered in the modem, and how the implementation was
organised in order to permit modularity and testing.
The overall setup of the software modem is shown in Fig. 1, with independent units for transmit-
ter and receiver. The transmitter maps an incoming bit stream onto inphase and quadrature signals
modulated by =4 differential QPSK [1]. After upsampling both inphase and quadrature component,
Kingsbury filters h
1
[n] are applied for pulse shaping in order to restrict the bandwidth and to pro-
hibit intersymbol-interference (ISI) on the receiver end [3, 5]. After digital-to-analogue conversion,
standard laboratory hardware can be used to further modulate the signals, add noise interference, or
apply amplitude and phase distortion to the signals.
The receiver was designed to run at 16 the symbolrate to provide high resolution for the clock
recovery. As the ADC imposed restrictions, the analogue inphase and quadrature signals were sam-
pled at 32kHz and upsampled to 128kHz. The filters h
2
[n] are suitably selected Kingsbury filters [3]
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Fig. 1: Baseband unit of a 16kb/s modem on a TMS320-C6201 EVM board producing inphase and
quadrature signals; the transmitter and receiver units are independent and can be placed on separate
DSPs.
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Fig. 2: (left) impulse responses of Kingsbury
filters h
1
[n] and h
2
[n]; (right) the concatena-
tion of upsamplers by 4, Kingsbury filters, and
decimation by 16 forms a Nyquist system.
working as both interpolation filters and pulse shaping / matched filters. After =4-DQPSK demodu-
lation, and a robust clock recovery, the originally transmitted bit stream should have been recovered.
For testing purposes, the transmitted bit stream was created on-board by a pseudo-random number
generator, as shown in the block diagram in Fig. 1. When synchronised, the same generator could be
employed in the receiver part to count potential errors occuring due to channel distortions introduced
between transmission and reception of the signal. This distortion could either be imposed on the
external IF or HF lab equipment, or in a testing stage by adding Gaussian noise to an internal link
from the transmitter output to the receiver input.
In the following, we discuss the system that was implemented by our students as course work.
Sec. 2 will be dedicated to the transmitter circuit, including both the data generation, modulation, and
pulse shaping. The transmission through an internal or external channel is subject of Sec. 3. Details
of the receiver are disclosed in Sec. 4, and the error counting method for testing and simulation
purposes are described in Sec. 5. Finally, the organisation of students’ contributions and a brief
explanation of the implementation on the TMS320-C6201 EVM are reported in Sec. 6.
2. TRANSMITTER
On the transmitter side, a pseudo-random number (PRN) generator is employed to produce a bit
stream at 16kbits/s. The PRN are produced by a linear feedback shift register of 32 bits length,
and feedback is based on a primitive polynomial yielding a maximum length sequence that only
repets after 232 iterations. As indicated in Fig. 1, this bitstream is multiplexed onto an inphase and
quadrature channel both running at 8kbits/s.
A =4 differential quadrature phase shift keying (DQPSK) transfers the two channels onto in-
phase and quadrature components via a constellation map. The rationale behind employing a pi=4
phase shift between successive constellations is that the envelope will be non-zero at all times and
hence offers advantages with respect to the potential non-linearity of amplifiers utilised in subse-
quent analogue modulation stages [1]. The differential encoding is implemented using a lookup
table, whereby depending on the current symbol value, the phase is rotated by a given amount of
=4+n =2, n 2 f0; 1; 2; 3g. The inphase and quadrature component are output at the symbol rate
of 8kHz.
For a bandlimited transmission, Kingsbury filters [3] were employed. In the original specification,
the analogue system part was to be simulated by oversampling the signals by a factor of 16 to
128kHz. At this rate, the timing recovery was to take place in the receiver. As however the DACs
on the EVM board are laid out for audio applications, the maximum DAC rate of 48kHz set a limit.
To cope with this, the signals were only oversampled by a factor of 4 in the transmitter to 32kHz
and output through the DACs. For data acquisition, the sampling rate was again set to 32kHz, but
upsampling by a factor of 4 gave the desired oversampling factor of 16 with respect to the symbol
rate in order to perform the timing recovery with sufficient resolution at 128kHz.
The split into different sampling rates was performed with two Kingsbury filters h
1
[n] and h
2
[n]
with 20 and 80 coefficients respectively as shown in Fig. 2(a). The upsampling to 128kHz in the
receiver in two stages and subsequent decimation is given in Fig. 2(b). The overall circuit in Fig. 2(b)
forms a Nyquist system allowing perfect recovery of the transmitted symbols in the absence of
quantisation and channel distortions.
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Fig. 3: (left) eye diagram of =4-DQPSK modulated inphase without distortion; (right) inphase
component after derotation in the receiver.
3. CHANNEL SIMULATION
The output of the transmitter, sampled at 32kHz, are passed to the stereo DAC on the EVM board.
The resulting analogue signals for inphase and quadrature component can be modulated up to IF and
RF by analogue lab hardware, and modulated back down again to baseband. The baseband signal
can finally be sampled at 32kHz in the stereo ADC and fed to the receiver circuitry implemented on
the EVM board.
Alternatively, the inputs to the DAC can be connected to the outputs of the ADC by software,
hence implementing a complete simulation environment on the board. In the implementation pur-
sued in this project, white Gaussian noise can be added to this channel. The Gaussian noise is derived
from two uniformly distributed random variables (created by LFSRs) through the Box-Mu¨ller algo-
rithm [4].
4. RECEIVER
The receiver circuit as shown in Fig. 1 consists of the matched Kingsbury filter h
2
[n] operated at
the upsampled rate of 128kHz, followed by the =4-DQPSK demodulation, and the timing recovery.
The optimal filtering was already discussed in Sec. 2, and results in the eye diagram given in Fig. 3.
It clearly shows the =4 rotation between the symbol spaced eye points with 2 or 3 distinct levels.
The =4-demodulation performs a rotation of the data by =4 over a symbol period, such that
the resulting derotated inphase and quadrature signals exhibit the characteristics of the eye diagram
shown in Fig. 3(right). This derotated signal can now be employed for timing recovery by searching
for the symbol spaced crossing points. The timing recovery employed here is based on subtracting
the level of the eyepoint from the modulus of the inphase or quadrature signal. From the current
symbol sampling point, the variance in the two adjacent oversampled bins is measured over 512
symbol periods. Then the bin with the lowest variance is selected as the new symbol sampling
point. This procedure works for both intial synchronisation and potential clock mismatch between
transmitter and receiver. Thus, the symbols are extracted from the oversampled I and Q components
by decimation by a factor of 16.
Finally, the data is decoded via a QPSK constellation map and multiplexed onto a single bit
stream. Detection and counting of errors in the bit stream with respect to the transmitted sequence
will be discussed in the following.
5. ERROR COUNT
The error counting method is closely connected to the PRN generation in the transmitter, and is
performed in two stages depicted in the flow graph in Fig. 4. In a synchronisation stage, synchroni-
sation with the pseudo-random number generator in the transmitter is established. Synchronisation
is achieved by feeding the received sequence into a LFSR with a generator polynomial identical to
the transmitter. In the second stage, the synchronised PRN generator is switched to feedback mode,
and the the produced PRN sequence is compared to the received sequence. Any mismatch in the two
bit streams is counted as a bit error.
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Fig. 4: Error counter in the receiver:
in switch position (1), X = 0 indi-
cates synchronisation; in switch posi-
tion (2),PX gives number of errors
occured (after synchronisation).
6. PROJECT ORGANISATION AND IMPLEMENTATION
The project was performed by three students, amongst whom the responsibilities for different parts
of the transmitter and receiver implementation were shared. Additionally, one student was assigned
responsibility for the overall software integration. The main software loop was dictated by the frame
synchronisation provided by the communication between the DSP processor and the DAC/ADC
codec chip [2]. In this loop, the other functions were then integrated.
The attention of the students was particularly drawn towards the computational budgeting, and the
fixed point arithmetic of the processor used. For the budgeting, the computationally most intensive
task was identified to be the pulse shaping. To exploit redundancies, the multiplication with expand-
ing zeros introduced by upsampling by a factor 4 were avoided by polyphase implementations of the
filters h
1
[n] and h
2
[n] [6]. This polyphase implementation introduced computational savings by a
factor of 4 comapred to the direct flow graph implementation of Fig. 1. With regards to fixed point
arithmetic, the filter coefficients and signal were scaled such the likelihood for an overflow would be
minimum as long as the channel noise added according to Sec. 3 was within the minimum specified
SNR limit of 0 dB.
7. CONCLUSIONS
We have reported on the implementation of a complete software modem with separate transmitter
and receiver units involving modulation and pulse shaping. The data to be transmitted was simulated
by a PRN generator. Distortion was introduced in the form of channel noise. An error counter in
the receiver was described that allowed to account for any bit errors resulting from this channel
distortion. Additionally, the channel and any further IF or RF modulations could be added into an
external loop via the stereo DAC and ADC on the EVM board.
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